

Table of Contents	
PAGE	DESCRIPTION
01	FRONT PAGE
02	Hawaii Block Diagram
03	SKYLAKE 1/15 eDP/DDI/MISC
04	SKYLAKE 2/15(DDR4 I/F)
05	SKYLAKE 3/15(PowerManger)
06	SKYLAKE 4/15 (POWER-1)
07	SKYLAKE 5/15 (POWER-2)
08	SKYLAKE 6/15 (POWER-3)
09	SKYLAKE 7/15 (GND)
10	SKYLAKE 8/15 (RSV)
11	SKYLAKE 9/15(SPI/LPC/SM)
12	SKYLAKE 10/15(Strap)
13	SKYLAKE 11/15 (PCIE/USB)
14	SKYLAKE 12/15 (CLK/EMMC)
15	SKYLAKE 13/15 (HDA/GPIO)
16	SKYPAKE 14/15(PCH POWER)
17	SKYLAKE 15/15 XDP & APS
18	DDR4 DIMM0-STD H=8
19	DDR4 DIMM1-STD H=4
20	LVDS converter RTD2136
21	LCD CONN/CCD/TouchPanel
22	HDMI
23	Audio Codec(ALC3252)
24	RTL8161/RJ45
25	SATA RE-DEIVER
26	WLAN(NGFF)/HDD/ODD
27	Card Reader CONN
28	USB3.0 X 2/USB2.0 X 2
29	EC (IT8987)
30	Thermal/FAN/LEDs
31	JUMPER/LPCHeader
32	Blank
33	N16V-GMR (PCIE I/F) /NVDD
34	N16V-GMR (MEMORY)
35	N16V-GMR (DISPLAY)
36	N16V-GMR (GPIO/STRAPS)
37	N16V-GMR POWER/GND
38	VRAM DDR3 (BGA96)
39	+3V_S5/+5V_S5(RT6575AGQW)
40	+VDDQ (RT8231B)
41	+1V_S5 (TPS51211)
42	+1.8V_S5 (RT8068A)
43	CPU VR (NCP81206)
44	+VCCORE / +VCCGT
45	+VCCSA (NCP81253)
46	Load switch IC (APL3523A)
47	DC-IN
48	Discharge
49	+12V
50	OZ554
51	GPU_CORE (RT8812A)
52	DGPU +1.05V / +1.5V
53	Power Sequence
54	Power Sequence Diagram
55	SMBUS Map

# Intel Skylake-U Platform

## Skylake-U CPU (TDP 15W) SoC


### Project Information

Phase: EVT


### PCB AND SILKSCREEN COLOR

Program Phase	Color of PCB	Silkscreen
EVT	RED	YELLOW
DVT	LIGHT BLUE	YELLOW
PVT/MVB / PRODUCTION	GREEN	WHITE

HP Restricted Secret


		<b>Quanta Computer Inc.</b>	
		PROJECT: HP-Hawaii	
Size Custom	Document Number Front Page	Rev 1A	
Date:	Thursday, December 17, 2015	Sheet	1 of 58

# Intel Skylake-U Platform Block Diagram (Hawaii-G/-U)






## SkyLake ULT Processor (DDR4 IL)



SKL\_ULT 2 OF 20  
REV = 1



SKL\_ULT 3 OF 20  
REV = 1

**HP Restricted Secret**



**Quanta Computer Inc.**


**PROJECT: HP-Hawaii**

Size	Document Number
Custom	<b>SKL CPU DDR</b>


Date: Wednesday, March 09, 2016

---



8V  
1A




PCH Pull-high/low(CLG)



Close to CPU side  
H\_VCCST\_PWRGD trace 0.3" - 1.5"




System PWR\_OK(CLG)



HP Restricted Secret

PROJECT: HP-Hawaii	
Size Custom	Document Number SKL CPU Power Management
Date: Wednesday, March 09, 2016	Sheet 5 of 58
Rev 1A	




**CLOSE TO CPU  
PLACE THE PU RESISTORS**


## SVID DATA



[3,5,17,46,48]	+VCCIO
[43,45]	+VCCSA
[4,18,19,32,40]	+VDDQ
[3,5,6,10,43,46]	+VCCSTPLL
[6]	+VCCSTG







Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

HP Restricted Secret




Quanta Computer Inc.


PROJECT: HP-Hawaii

Size	Document Number	Rev
Custom	SKL CPU Power	1A

Date: Wednesday, March 09, 2016 Sheet 8 of 58








	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	

 **Quanta Computer Inc.**  
PROJECT: HP-Hawaii



The schematic diagram shows the I/O section of the board. It includes a +3V supply and various resistors and capacitors. The connections are as follows:

- SERIRQ** (R516) is connected to **10K 4**.
- CLKRUN#** (R503) is connected to **8.2K/F 4**.
- SIO\_EXT\_SMI#** (R525) is connected to **10K 4**.
- EC\_RSTIN#** (R495) is connected to **10K 4**.
- PCI\_SERR#** (R512) is connected to **10K 4**.
- SMB\_PCH\_CLK** (R206) is connected to **2.2K 4**.
- SMB\_PCH\_DAT** (R207) is connected to **2.2K 4**.
- SMB\_ME1\_CLK** (R234) is connected to **1K 4**.
- SMB\_ME1\_DAT** (R233) is connected to **1K 4**.
- SMB\_ME0\_CLK** (R217) is connected to **499/F 4**.
- SMB\_ME0\_DAT** (R521) is connected to **499/F 4**.

**EC-PV-01**

EC

ROM recovery

The diagram illustrates the connection of the EC and XDP SODIMM modules to the main board. The EC module (Q15) is connected to SMBCLK0\_EC and SMBDATA0\_EC signals, which are multiplexed with [29,36] and [29,36] respectively. The XDP SODIMM module (Q14) is connected to SMB\_RUN\_DAT and SMB\_RUN\_CLK signals, which are multiplexed with [17,18,19] and [17,18,19] respectively. Both modules are powered by +3V\_S5 and +3V\_S6. The EC module is labeled \*2N7002DW and the XDP SODIMM module is labeled PJT138K.

[illegible]





Vender	Size	P/N
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GD	8MB	AKE2EZN0Q00 (GD25B64CSIGR)
Socket		DFHS08FS023

**Quanta Computer Inc.**  
PROJECT: HP-Hawaii

Date: Tuesday, March 15, 2016 Sheet 11 of 58

# Functional Strap Definitions

**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.

**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.


**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC Is selected for EC.  
1 = eSPI Is selected for EC.

HP Restricted Secret

 **Quanta Computer Inc.**  
PROJECT: HP-Hawaii

Size Custom	Document Number SKL CPU Strap	Rev 1A
----------------	----------------------------------	-----------

Date: Wednesday, March 09, 2016 Sheet 12 of 58



PCI-E Port Mapping Table

PCI-E	Function	CLK REQ	Function
PORT-1	dGPU	PORT-0	dGPU
PORT-2	dGPU	PORT-1	dGPU
PORT-3	dGPU	PORT-2	WLAN
PORT-4	dGPU	PORT-3	LAN
PORT-5		PORT-4	
PORT-6		PORT-5	
PORT-7	HDD		
PORT-8	ODD		
PORT-9	LAN		
PORT-10	WLAN		
PORT-11			
PORT-12			


USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3 COMBO1
PORT-2	USB3 COMBO2
PORT-3	NC
PORT-4	NC

USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	USB3 COMBO1
PORT-2	Cardreader
PORT-3	Camera
PORT-4	USB3 COMBO2
PORT-5	BT
PORT-6	NC
PORT-7	USB2 PORT1
PORT-8	USB2 PORT2
PORT-9	Touch Panel
PORT-10	NC

HP Restricted Secret




**Quanta Computer Inc.**  
PROJECT: HP-Hawaii

Size Custom Document Number  
SKL CPU PCIE/USB/SATA



Date: Wednesday, March 09, 2016 Sheet 13 of 58

Rev 1A


[5,16] +3V\_RTC\_2  
[3,5,11,12,13,16,17,18,19,20,21,22,24,25,29,30,34,35,43,46,51,52] +3V  
[10,16,17,41,46,48] +1V\_S5




## CLK\_REQ/Strap Pin(CLG)



## RTC Clock 32.768KHz




## External Crystal




## RTC Circuitry(RTC)

RTC Power trace width 20mils.



HP Restricted Secret








Model	BOARD_ID7	BOARD_ID6	VRAM	BOARD_ID3	BOARD_ID2
All EVT	0	0	UMA	0	0
All DVT	0	1	Hynix	0	1
PVT1	1	0	Micron	1	0
PVT2+	1	1	RSVD	1	1
MVB,A	0	0			
1st Major ECN	0	1			
2nd Major ECN	1	0			
3rd Major ECN	1	1			

HP Restricted Secret

<b>Quanta Computer Inc.</b> PROJECT: HP-Hawaii		Size	Document Number	Rev
		Custom	SKL CPU HDA/GPIO	1A
Date:	Thursday, March 10, 2016	Sheet	15	of 58









**PROJECT: HP-Hawaii**

Rev  
1A


Date: Wednesday, March 09, 2016 Sheet 17 of 58





DDR4 SODIMM ODT GENERATION




VREF CA DIMM0 Solution





HP Restricted Secret






## GPIO &amp; TESTing signals

In System Programming  
slave address=0xA8


## RTD2136N:

## Mode Selection

MODE_CFG1(PIN48)	MODE_CFG0 (PIN47)	
	0	1
0	X	EP MODE
1	ROM ONLY MODE	EEPROM MODE


Program EEPROM  
(F/W.EDID)  
slave address=0xA8

## DDC




HP Restricted Secret


## PANEL VCC CONTROL




## BackLight Enable





## LCDVCC Discharge Circuit




## Touch Panel



## CCD CONN



## LVDS Conn



HP Restricted Secret




Quanta Computer Inc.  
PROJECT: HP-Hawaii

Size Custom Document Number LVDS CONN/DDC/Touch Panel Rev 1A  
Date: Thursday, March 17, 2016 Sheet 21 of 58




# HDMI CONN



21




For EMI



For ESD



Layout note: Place close to HDMI Conn



HP Restricted Secret









Size Custom	Document Number <b>Audio CODEC</b>	Rev 1
Date: Tuesday, March 22, 2016	Sheet 23 of 58	







# HDD REDRIVER

C44,C45,C46,C47 CLOSE TO RE-DRIVER IC



# ODD REDRIVER


C53,C57,C58,C59 CLOSE TO RE-DRIVER IC




HP Restricted Secret

Quanta Computer Inc.  
PROJECT: HP-Hawaii



Size: Custom  
Document Number: SATA Re-driver  
Date: Wednesday, January 27, 2016  
Sheet: 25 of 58  
Rev: 1A

**Mini Card WLAN/BT(Optional) PCIe M.2\_power(S5)**


**ODD**




**HDD SATA** signal for 3.5".



**HDD SATA power for 3.5".**



## Card reader/Power button conn



HP Restricted Secret



Quanta Computer Inc.

PROJECT: HP-Hawaii

Size  
A

Document Number


Card reader/PWR BTN CONN

Rev  
1A

Date: Tuesday, March 08, 2016


Sheet 27 of 58

USB 2.0




USD protection diodes for ESD.  
as close as possible to USB connector pins.



USB 2.0/3.0 Combo




For ESD



For ESD



HP Restricted Secret



**Quanta Computer Inc.**  
PROJECT: HP-Hawaii

Size: Custom  
Document Number: USB2.0/USB3.0/Hole/EMI  
Date: Tuesday, January 26, 2016  
Sheet: 28 of 58

Rev: 1A


[5,21,23,27,32,39,40,41,43,45,46,47,48,52] +5V\_S5











29



**SW1 For Debug.MP will remove it.**



## THERMAL SENSOR-HDD



HP Restricted Secret

**Quanta Computer Inc.**

**PROJECT: HP-Hawaii**

Size Custom	Document Number <b>Thermal/Fan/LED</b>	Rev <b>1A</b>
Date: Wednesday, March 09, 2016	Sheet 30 of 58	






Jumper	Type
Pop	CLR BIOS_DAT
Pop	CLR_PASSWD
Pop	BOOT_BLK Recovery
Pop	BOOT_BLK Enable





~~HP Restricted Secret~~

# RF/EMI Suggestion

31





## Holes




HP Restricted Secret

<b>Quanta Computer Inc.</b>	
<b>PROJECT: HP-Hawaii</b>	
Size Custom	Document Number <b>EMI/RF/Holes</b>
Date: Thursday, March 17, 2016	Rev 1A












FB PLLAVDD = 55mA






FB DLLAVDD = 15mA



$$FBVDDQ + FBVDD = 3.116A$$




For support GC6 2.0

Remove GC6 1.0 for Nvidia suggest 11/27





<b>HP Restricted Secret</b>			
			
<b>PROJECT: HP-Hawaii</b>			
Size Custom	Document Number <b>N16V-GMR Display</b>	Rev 1A	
Date: Wednesday, March 09, 2016	Sheet	35	of 58



**N16V-GMR1 DID=0x134F**

```

ROM_SCLK = Stuff 4.99K pull down
ROM_SO   = Stuff 4.99K pull down
STRAP0   = Stuff 49.9K pull up
STRAP1   = NC
STRAP2   = NC
STRAP3   = NC
STRAP4   = NC
ROM_SI   = VRAM Configuration follow below table


```

Logical Step Mapping			
	PU-VDD	PD	QCI P/N
4.99K	1000	0000	CS24992FB28
10K	1001	0001	CS31002FB26
15K	1010	0010	CS31502FB24
20K	1011	0011	CS32002FB29
24.9K	1100	0100	CS32492FB16
30.1K	1101	0101	CS33012FB18
34.8K	1110	0110	CS33482FB06
45.3K	1111	0111	CS34532FB18

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor (GC6 1.0)
0	OUT	GC6_FB_EN	GC6 FB Enable (GC6 2.0)
5	OUT	+3V_MAIN_EN	Enable GC6 +3V_MAIN
6	OUT	FB_CLAMP_REQ#	Active low FB Clamp toggle request (GC6 1.0)
6	IN	DGPU_EVENT#	DGPU EVENT from CPU (GC6 2.0)
8	OUT	VGA_OVT#	ACTIVE LOW THERMAL OVER TEMP
9	OUT	ALERT	ACTIVE LOW THERMAL ALERT
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding


RAMCFG [3:0]	DESCRIPTION	1.5V_DDR3	Vendor	Vendor P/N	ROM_SI	STN_B/S	Configuration
	256Mx16						
0011	DDR3 256Mx16, 64bit, 4Gb,1000MHz		Micron	MT41J256M16LY-091G:N	PD 20K ohm	AKD59GSTL02	Single Rank or
1001	DDR3 256Mx16, 64bit, 4Gb,1000MHz		HYNIX	H5TCA6G3CFR-N0C	PD 30.1K ohm	AKD5P2DTW03	Single Rank stuffing
1000	DDR3 256Mx16, 64bit, 4Gb,1000MHz		Samsung	K4W4G1646E-BC1A	PD 24.9K ohm	AKD5PGDT502	for Dual Rank

HP Restricted Secret







HP Restricted Secret



# CHANNEL A: 2048MB DDR3X16


37





EN0	ENC	REF	VREG3	VREG5	SMP51	SMP52
LOW	LOW	OFF	OFF	OFF	OFF	OFF
> 2.4V	LOW	ON	ON	ON	OFF	OFF
> 2.4V	> 2.4V	ON	ON	ON	ON	ON

+VDDQ  
 $I_{max} = 9.7A$   
 $OCP = 12.7A$   
 $Frequency = 400kHz$   
 $Ripple = 31.4mV$   
 $\Delta IL = 2.8 A$




HP Restricted Secret

**Quanta Computer Inc.**  
**PROJECT: HP-Hawaii**

Size Custom	Document Number DDR4 +VDDQ/+2.5V_S3	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 40	of 58






$$V_{out} = 0.6(1 + R_1/R_2) = 1.8V$$


**PROJECT: HP-Hawaii**

Rev  
1A







HP Restricted Secret




Quanta Computer Inc.

PROJECT: HP-Hawaii

Size B	Document Number	Rev 1A
	CPU +VCC_CORE/+VCCGT	
Date: Wednesday, March 09, 2016	Sheet 44 of 58	

VCCSA  
TDC=3.7A  
Imax=4.5A  
OCP=10A  
Frequency=600KHz  
Ripple=11mV  
Loadlin2: -10.3m ohm  
Delta IL = 3.4A



**HP Restricted Secret**

**Quanta Computer Inc.**

**PROJECT: HP-Hawaii**

Size  
Custom

Document Number





CPU +VCCSA

Rev  
1A

Date: Wednesday, March 09, 2016

Sheet 45 of 58

0.03A  
Pd: 0.01W  
Rdson:18m ohm




**HP Restricted Secret**





**Quanta Computer Inc.**


**PROJECT: HP-Hawaii**

Size Custom	Document Number <b>Load Switch</b>	Rev 1A
Date:	Monday, March 21, 2016	Sheet 46 of 58






HP Restricted Secret

 <b>Quanta Computer Inc.</b>		
PROJECT: HP-Hawaii		
Size B	Document Number	Rev 1A
Discharge		
Date: Wednesday, March 09, 2016	Sheet 48 of 58	

12V



HP Restricted Secret



Quanta Computer Inc.





PROJECT: HP-Hawaii

Size B	Document Number <b>+12V</b>	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 49 of 58	

VLED  
Imax= 0.34A  
OCP=6 A  
Frequency=300kHz  
Ripple=14.1mV  
Delta IL = 1.5 A

P1P4  
POWER\_SHRT

EC-SI-P01



#### PANEL\_SIZE Table

PANEL_Size[1:0]	Size
00	19.5"/9.53"
01	21.5"
10	23.6"/23.8"
11	Reserve

#### 19.45"/19.53" PANEL\_ID Table

PANEL_Id[3:0]	Panel model
1111	No Connect
1110	INX M200HJ-L20 FHD
1101	AUO M195RTN01.0 HD+
1100	LGD LM195WD1-TLA1 HD+
1010	Reserve

#### 21.5" PANEL\_ID Table

PANEL_Id[3:0]	Panel model
1111	No Connect
1110	INX M215HJK-L3B FHD eDP
1101	SDC LTM215HL01 FHD
1100	LGD LM215WF3-SLN1 FHD
1011	Reserve


#### 23.6"/23.8" PANEL\_ID Table

PANEL_Id[3:0]	Panel model
1111	No Connect
1110	INX M236HJK-L5B FHD eDP
1101	AUO M238HAN01.0 FHD
1100	LGD LM238WF1-SLE1 FHD
1011	SDC LTM238HL02 FHD
1010	Reserve

Panel\_Id[3:0] = 1111 & Panel\_Size[1:0] = 11 is reserved for cabling detection by "No connection".

HP Restricted Secret






HP Restricted Secret

Quanta Computer Inc.  
 PROJECT: HP-Hawaii

Size	Document Number	Rev
C	dGPU Core	1A
Date:	Wednesday, March 09, 2016	Sheet 51 of 58


## 51




PROJECT: HP-Hawaii

Size Custom	Document Number <b>dGPU +1.05V/+1.5V</b>	Rev 1A
----------------	---	-----------

Rev  
1A



HP Restricted Secret



HP Restricted Secret



Quanta Computer Inc.


PROJECT: HP-Hawaii

Size Custom	Document Number	Rev 1A
Power sequence diagram		


Date: Thursday, December 17, 2015 Sheet 54 of 58

CPU  
Skylake-U

EC  
IT8987



HP Restricted Secret




## N91 EE Schematic DB to SI Change List

EC#	Page	Description	Part Affected
EC-SI-01	17,18	Unstuff C205/C213 for DDR4 Issue	C205,C213
EC-SI-02	21	Change HDMI HPD signal from low active to high active	Q38,R638,R639
EC-SI-03	21	Modify Q37 MOSFET gate power source from +5V to +3V	Q37
EC-SI-04	28	Swap EC GPIO for reserving 2nd fan control	
EC-SI-05	22	Separate L/R channels for speaker connector	CN26,CN27
EC-SI-06	20	Add ESD protection for CCD	
EC-SI-07	29	Reserve 2nd FAN	
EC-SI-08	49	Reserve 100pF for CN15 (EMI suggestion)	
EC-SI-09	31	Add 2 GND pad for EMI	
EC-SI-10	25	Change ODD connector	CN21
EC-SI-11	26	Change connector of card reader daughter board	CN24
EC-SI-12	13,34	Change load cap for 32.768K/24M/27M due to vendor suggest	
EC-SI-13	All	Stuff EMC/ESD/RF materials	
EC-SI-14	35	Unstuff R437 for correct PSI setting	R437
EC-SI-15	22	Change AL7/AL8/AL9/AL11 as 0ohm from Realtek suggest	AL7,AL8,AL9,AL11

## N91 EE Schematic SI to PV Change List

EC#	Page	Description	Part Affected
EC-PV-01	All	Change 0ohm resistor to be short pad	
EC-PV-02	27	Remove reserved CMC of USB3.0	L28,L29,L30,L33

HP Restricted Secret

 <b>Quanta Computer Inc.</b> PROJECT: HP-Hawaii		Rev
		1A
Size C	Document Number DB to SI Change List	Date: Thursday, January 28, 2016
Sheet		57 of 58



## N91 Power Schematic DB to SI Change List

EC#	Page	Description	Part Affected
EC-SI-P01	38~51	Change default open to default short	PJP1~PJP22
EC-SI-P02	48,49,51	Downsize components	PR283, PR285, PC12, PC28, PC184, PC185, PC174, PL3
EC-SI-P03	50, 51	Correct connection	
EC-SI-P04	38,40,42,50	Fine tune OCP function	PR134, PR135, PR101, PR21, PR70
EC-SI-P05	50	Change choke for transient	PL15
EC-SI-P06	40,51	Fine tune offset voltage	PR97, PR186
EC-SI-P07	38, 50	Change components for ripple voltage	PL21, PC72
EC-SI-P08	38,39	Add components for PG function	PR137, PR122
EC-SI-P09	39,40,45~47,50,51	Change components for common part using	PU6, PQ10, PQ13, PQ14, PQ49, PQ50, PR408~PR412, PR254, PR252, PQ4, PQ5, PQ26, PR172
EC-SI-P10	50	Fine tune soft start	PR76, PC243
EC-SI-P11	43	Add components for Efficiency	PQ19, PQ23
EC-SI-P12	42	Fine tune DVID setting	PR210, PR22
EC-SI-P13	42	Fine tune lout function	PR205, PR209, PC54, PC204
EC-SI-P14	42	Fine tune compensation	PR31, PC205

## N91 EE Schematic SI to PV Change List

EC#	Page	Description	Part Affected
EC-PV-P01	All	Change 0ohm resistor to short pad	
EC-PV-P02	42	Fine tune +VCCGT load line	PR14
EC-PV-P03	42	Fine tune +VCCGT lout function	PR195
EC-PV-P04	42	Fine tune Vcore OCP	PR208
EC-PV-P05	42	Fine tune Vcore lout function	PR209
EC-PV-P06	42	Fine tune Vcore Loadline	PR212, PR214

HP Restricted Secret